






APPROVALS		DATE	PROJECT		
ENG: *					
DSN: *					
CHK: *					
REFERENCE DOCUMENTS			TITLE		
BOM:			*		
ASSY DWG:			SIZE	CAGE CODE	DWG NO.
FAB DWG:			B		
PCB DWG:			SCALE:	FILE NAME	SHEET 1 OF 11


[1] - Schematic Blcoks.SchDoc



[illegible]


APPROVALS		DATE		PROJECT															
ENG:		.																	
DSN:		.																	
CHK:		.				PROJECT REVISION:		PCB DESIGN ID:		ASSIGN ITEM:									
						d846cedab9ab36034715edf6c207e2a20eb09e12165ab6e25													
REFERENCE DOCUMENTS				★															
BOM:																			
ASSY DWG:								SIZE				CAGE CODE		DWG NO.				REV	
FAB DWG:				B															
PCB DWG:				SCALE:				FILE NAME		[3] - STM32F103 Debugger.SchDoc						Sheet 3 OF 11			








APPROVALS		DATE	PROJECT	Altium	
ENG:	.			.	.
DSN:	.			.	.
CHK:	.			.	.
REFERENCE DOCUMENTS			TITLE	*	
BOM:			PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITERATION:
ASSY DWG:			SIZE	CAGE CODE	DWG NO.
FAB DWG:			B		REV
PCB DWG:			SCALE:	FILE NAME	SHEET 5 OF 11

REVISION	DESCRIPTION	DATE	APPROVED










BOM No. :		
DRAWN BY :		
* :	TITLE : *	
CHECKED BY :	REV :	
APPROVED BY :		
		SHEET
		7 OF 11






BOM No. :		
DRAWN BY :		
CHECKED BY :		
APPROVED BY :		
TITLE :	*	
REV :		
		SHEET
		8 OF 11



BOM No. :			
DRAWN BY :		TITLE :	
CHECKED BY :		REV :	
APPROVED BY :		SHEET	
		9 of 11	



BOM No. :		
DRAWN BY :		
*	TITLE : *	
CHECKED BY :	REV :	
APPROVED BY :	SHEET	
	10 of 11	



BOM No. :		
DRAWN BY :		
* :	TITLE :	
CHECKED BY :	REV :	
APPROVED BY :	SHEET	
	11 OF 11	